Difference between revisions of "Xilinx XC3S500E pin description"
Jump to navigation
Jump to search
(info) |
(IP) |
||
| Line 3: | Line 3: | ||
! Signal || Description | ! Signal || Description | ||
|- | |- | ||
| − | | IO_L.. || Can be used as single ended, or differential with N + P in conjuction | + | | IO_L.. || Can be used as single ended, or differential with N + P in conjuction |
| + | |- | ||
| + | | IP || Can only be used as inputs | ||
|- | |- | ||
| GCLK || Global clock | | GCLK || Global clock | ||
Revision as of 07:52, 27 August 2007
| Signal | Description |
|---|---|
| IO_L.. | Can be used as single ended, or differential with N + P in conjuction |
| IP | Can only be used as inputs |
| GCLK | Global clock |
| A*, D*, LDC* | Addressable eeprom configuration |
See page 70/234 in datasheet.
