Difference between revisions of "JTAG"

From OpenCircuits
Jump to navigation Jump to search
(revert to 23:13, 28 May 2007)
Line 1: Line 1:
 
 
The Joint Test Action Group (JTAG) standardized a 5 pin boundary-scan test port as IEEE Std. 1149.1, "Standard Test Access Port and Boundary-Scan Architecture".
 
The Joint Test Action Group (JTAG) standardized a 5 pin boundary-scan test port as IEEE Std. 1149.1, "Standard Test Access Port and Boundary-Scan Architecture".
  
Line 34: Line 33:
 
     19  User 1  20  Vcc
 
     19  User 1  20  Vcc
  
     1 3.3 V    2 3.3 V
+
     1 +3.3 V    2 +3.3 V
 
     3 nTRST    4 GND
 
     3 nTRST    4 GND
 
     5 TDI      6 GND
 
     5 TDI      6 GND
Line 57: Line 56:
 
* [http://en.wikipedia.org/wiki/JTAG Wikipedia:JTAG]
 
* [http://en.wikipedia.org/wiki/JTAG Wikipedia:JTAG]
 
* [http://wiki.openwrt.org/OpenWrtDocs/Customizing/Hardware/JTAG_Cable OpenWRT wiki: JTAG Cables]
 
* [http://wiki.openwrt.org/OpenWrtDocs/Customizing/Hardware/JTAG_Cable OpenWRT wiki: JTAG Cables]
* [http://jtag-arm9.sourceforge.n
+
* [http://jtag-arm9.sourceforge.net/ the Jtag-Arm9 project at Sourceforge] gives instructions and photographs of a [http://jtag-arm9.sourceforge.net/hardware.html Home made JTAG interface] (also shows an example of prototyping using SMT IC)
1000
 
et/ the Jtag-Arm9 project at Sourceforge] gives instruct
 
1000
 
ions and photographs of a [http://jtag-arm9.sourceforge.net/hardware.html Home made JTAG interface] (also shows an example of prototyping using SMT IC)
 
 
* [http://freelabs.com/~whitis/electronics/jtag/ the JTAG protocol] by Mark Whitis
 
* [http://freelabs.com/~whitis/electronics/jtag/ the JTAG protocol] by Mark Whitis
 
* [http://scienceprog.com/avrjtag-clone-in-action/ "Building AVR Jtag clone"] includes schematics and firmware.
 
* [http://scienceprog.com/avrjtag-clone-in-action/ "Building AVR Jtag clone"] includes schematics and firmware.
  
 
----
 
----

Revision as of 01:15, 21 September 2007

The Joint Test Action Group (JTAG) standardized a 5 pin boundary-scan test port as IEEE Std. 1149.1, "Standard Test Access Port and Boundary-Scan Architecture".

While originally intended for boundary-scan testing of PCB assemblies, to replace bed-of-nails testing, the JTAG port included in many popular microprocessors is also often used for programming and debugging.

"If you have information on how to connect a JTAG probe to a Nokia phone, please let me know."

There are five pins:

  • TCK/clock
  • TMS/mode select
  • TDI/data in
  • TDO/data out
  • TRST/reset (optional), when driven low, resets the internal state machine.

Except for TCK, all other JTAG lines should be pulled high via a resistor.


WARNING: unconfirmed pinout. Please add links to pinout standard.

20 Pin JTAG PinOut

Which one of these is right?

   Pin Function Pin Function
   1   TRST     2   GND
   3   TDO      4   GND
   5   TDI      6   GND
   7   TMS      8   GND
   9   TCK     10   GND
   11  VPP_E   12   GND
   13  A/W     14   GND
   15  User 0  16   GND
   17  Rdy/Bsy 18   GND
   19  User 1  20   Vcc
    1 +3.3 V    2 +3.3 V
    3 nTRST     4 GND
    5 TDI       6 GND
    7 TMS       8 GND
    9 TCK      10 GND
   11  --      12 GND
   13 TDO      14 GND
   15 nRST     16 GND
   17  --      18 GND
   19  --      20 GND 


external links